Abstract-An new network communication system for power electronics controller to transmit the feedback signal from the sensors using FPGA based hardware controller was proposed.
I. INTRODUCTION
To construct the power electronics equipments, various sen sors are necessary for the measurement of the state variables and these signals have to feedback to control the system. These signals are connected by metal wire from the sensors to the control board, and the signals are used for the control system. In the case of rather large capability power electronics system, multi-cell or multi-unit system is generally applied and the number of feedback signals becomes huge, so many wire cables are necessary to build up the system. This result is the prevention of the reduction of the manufacturing cost and the complexity of the system. implemented in the hardware, the network transmission speed becomes maximum, the protocol processing is processed by the high-speed control circuit. Through the experiments, the accurate operation of the data communications were verified, and the transfer delay of the data is observed around O.56JL sec onds. Communication disturbance observer was introduced to compensate the network delay of the feedback signal. Network disturbance was defined to simulate the network conditions. The first-order and the second-order network disturbance were used to derive the disturbance observer. The simulations of the inverter control system based on the voltage feedback is carried out based on the proposed feedback system, and the proper operation was confirmed.
II. NETWORK DESIGN OF THE CONTROLLER
A. System Configuration Fig. 1 shows the system configuration. Board 1 treats the AID interface and transfer the converted digital data into the packet then pass to the Rocket 110 transceiver. Board 2 treats the packet receiving and take out the feedback data to the inverter control block, then the digital control and communi cation disturbance observer is applied to the system. In each board, all the calculation were implemented in one FPGA chip, and all the functions for the network communication were processed in FPGA chip. In this research, all the control system is built on the FPGA board. The FPGA board is equipped with the Rocket I/O transceiver, and the Rocket I/O transceiver is connected to the FPGA directly. The Virtex-S FPGA XCSV-LX11OT-PCIEXP is used as a FPGA based hardware controller. The proposed system communicates all the feedback data through the Rocket I/O transceiver.
In the VirtexS chip, the Rocket I/O transceiver is imple mented in the chip itself. PHY structure is used to communi cate with the FPGA through the physical layer, so the control block can access to Rocket I/O network directly in the FPGA chip.
J) Transmission Function and Receiving Function:
The transmission function and receiving function was applied to the transmitter of the Rocket I/O transceiver. These function were configured by the PCS layer and the PMA layer. The data coding, decoding and the control of a signal integrity were performed in the PCS layer. Parallel to serial conversion of the data is carried out in the PMA layer. Fig.2 shows a block diagram of a transmitter. (1)
Reference data:
, where
Discrete-time state equation of (1) become as follows.
In this method, the disturbance current idi s was defined to compensate the disturbance from the nominal conditions. idi s can be calculated as the following equation.
In (2), replacing Va (k + 1) as the voltage reference, the pulse width for the next sampling instant can be obtained as follows.
Variable sampling quasi multirate deadbeat control (VSQMDB) was also applied to verify the experimental sys tem. In the this method, two kinds of modeling methods are used as shown in FigA. Fig.S shows the sampling procedure of the proposed method. Tu is the sampling interval. T1 is the start point of the carrier, and T6 is the end point of the carrier. First, the state variables are sampled at the beginning of a carrier period T1, and a pulse width is calculated using the centered pulse model in Fig.S(a) . Next the state variables are sampled in the center of a carrier period T 2 , and a pulse width is re-calculated using the left sided pulse model in Fig.5(b) . Next, if the re-calculated pulse is longer than the instant T 3 , the state variables are sampled at instant T 3 , which is the center of T 2 and T 6 , and re-calculate the pulse width using the left sided pulse method. In the same way, at the instant T 4 and T 5 , re-calculation is carried out if the re-calculated pulse width was longer than that sampling instant.
To improve the robustness for the parameter variations, quasi multirate deadbeat control method is also combined to the proposed method(VSQMDB). In the multirate control method, two pulse width are derived in (10) and (11). To avoid the sampling frequency becomes half of the carrier frequency, two pulse width are combined to one pulse as shown in Fig.6[7] . When the sampling instant is T 1 , the centered pulse method in Fig.6(a) is applied, and in the case of T 2 ,T 3 ,T 4 and T 5 , the left sided pulse method in Fig.6(b) is applied respectively. Here, the sampling interval is T u , and the pulse is outputted in the center of the carrier interval as shown in Fig.5(a), A d and B d becomes as follows [2] ,
When a pulse is outputted from a sampling point as shown in Fig.5(b) , A dl and B dl becomes as follows [8] ,
From (2) and (6), the state equation of the next sampling instant becomes (7). Using (2) and (7), the multirate state equation (8) can be derived for the centered pulse model.
Using (2) and (6), the multirate state equation (9) for the left sided pulse model can be derived.
(8) and (9) can be rewritten in the sampling period as (10) and (11).
,where
,where 
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This control method re-calculates pulse width immediately after a sampling, and it needs to be reflected in a pulse output. For example when carrier frequency is 2[kHz] , sam pling frequency is 31.25 [lLs], therefore high operation speed is required. And so FPGA is applied to a controller, and operation is ended to less than l[lLs] by conversion time SOO[ns] of an AD converter and parallel operation of FPGA. Consequently the operation result is reflected immediately in the pulse after sampling [I] .
E. Implementation of Rocket I/O system
In the proposed system, Rocket 110 was used to realize ultra high speed feedback data transmission. Data format of Rocket 1/0 for feedback system is indicated in Fig.7 . 
13bit AID converter is applied in this system, 16bit data band is prepared to construct data packet. VHDL module configuration of the board 1 (AID interface and packet gen eration) was indicated in Fig. S . Rocket 1/0 module treats the packet generation procedure and AID module treats the interface between FPGA and AID converter. Fig.9 shows the RTL of the Rocket 1/0 module and AID module. In the case that the network is used for the feedback signal, the network delay is exist in the feedback line and should be compensated. Communication disturbance observer (CDOB) was proposed to compensate the network delay in which the communication delay was treated as the disturbance [3] . In this paper, CDOB was adopted to Rocket 1/0 protocol to compensate the network delay. Fig.I2 shows the control block diagram of the network disturbance. First-order CDOB and second-order CDOB were considered to assume that the ND is the polynomial of time domain t. ND was defined as follows.
U(s)

dnet(t) = u(t) -u(t -T) ( 14)
The 14) is the first-order eDOB and (15) is the second-order eDOB. ND was treated as the vector in (17).
The state equation of the proposed PWM inverter system becomes as follows.
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Here, these equations can be combined, the eDOB of the proposed system can be described as follows. h is the observer gain.
� ] [ u(t) + h(y(t) -y(t))
Then the ND can be estimated as follows in the first-order eDOB and the second-order eDOB respectively. 9net is the cut-off frequency gain of the low pass filter for the first-order eDOB and kl and k2 is the cut-off frequency gain of the low pass filter for the second-order eDOB respectively.
Dnet(s) = 9net Dnet(s) s + 9net
Simulations were carried out to evaluate the effectiveness of the eDOB,the following conditions were used to compare the output characteristics. THD and the steady state error of the output voltage are used as the criteria for evaluation. Table I shows the system parameters for the simulations. Fig.13 (a) shows the output voltage for the deadbeat control method without network delay and (b) shows the output voltage with 557.6 ns network delay. In this case, deadbeat control without eDOB was applied. J.Ls. Fig.IS (a) and (b) shows the output voltage for IJ.Ls delay conditions with and without CDOB respectively. In TableII, the simulation results were summarized. In the case that the network delay is 1 ms, the superior characteristics of CDOB was verified.
As the network delay of Rocket I/O is very small, the affec tion of the network delay is not so large, but the effectiveness of CDOB was also confirmed. In the case of variable delay conditions, the effectiveness of CDOB is very clear.
IV. CONCLUSION
An ultra fast network feedback system using Rocket 110 protocol was implemented to the digital control system of PWM inverter using FPGA based hardware controller. Dead beat control was applied and the communication disturbance 3402 observer was combined to compensate the network delay of the feedback signal and superior characteristics was verified.Also the operation of the ultra fast data feedback system using Rocket I/O was experimentally confirmed.
